EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Discussion | Resources |  ItZnewz  | |  CaféTalk  |
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Synopsys Partners With Leading IP Vendors to Speed SoC Design

MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Oct. 1, 2001-- Synopsys, Inc. (Nasdaq:SNPS), the technology leader for complex IC designs, today announced that microprocessor cores from Infineon, MIPS Technologies and NEC will be added to its industry-leading DesignWare® IP library. These cores will integrate seamlessly into DesignWare's AMBA-based on-chip bus IP solution to provide complete plug-and-play microprocessor sub-systems. More than 25,000 design engineers who use the DesignWare IP library will now be able to evaluate and design easily at their desktop using these high-performance, high-value IP cores, thus fostering innovation and accelerating time to market in next-generation designs.

``Synopsys is pleased to partner with these leading Star IP providers to bring world-class microprocessor IP to the designers' desktop,'' said John Chilton, senior vice president and general manager of the Synopsys IP & Systems Group. ``This Star IP program coupled with our worldwide distribution, global presence and dedicated support will contribute to the realization of Gartner's prediction that by 2005, 80% of an SoC will consist of pre-designed IP blocks.''

``The top three design challenges hardware engineers face with microprocessors is finding IP that is easy to access, easy to evaluate and easy to implement,'' said Kevin Meyer, vice president of marketing at MIPS Technologies. ``We are pleased to collaborate with Synopsys to help solve these critical systems issues through offering the MIPS32 4KE processor core family in the DesignWare library. Now with its extensive range of pre-verified and reusable IP building blocks and microprocessor cores, DesignWare provides hardware engineers with a complete design environment targeted toward `right-first-time' design.''

``Embedded applications continue to be driven by the need for cost-effective solutions with real-time performance. The C166S 16-bit microcontroller has already established itself as a leading architecture, based on its balance of performance and system implementation cost,'' according to Dr. Reinhard Ploss, senior vice president and general manager of Infineon Technologies Automotive & Industrial Business Unit. ``Availability of a technology-independent implementation of the C166S through DesignWare allows our customers the benefits of making price performance tradeoffs to maintain a competitive edge in providing embedded solutions.''

``We are pleased that our high-value V850 CPU core will be included in DesignWare,'' said Shinichi Iwamoto, senior manager of the Microcomputer Division at NEC Corporation. ``We believe this strategic project with Synopsys will enable us to widely expand our microcomputer business and strengthen our foothold in the IP business to remain an SoC market leader.''

Star IP Microprocessor Cores in DesignWare

The initial microprocessor cores that will be available through DesignWare include Infineon's C166S, the MIPS32(TM) 4KE(TM) processor core family, and NEC's Nx85E-STAR (V850). Design Views consisting of configurable simulation and timing models for these cores will be available in DesignWare to existing customers at no additional charge. DesignWare customers who license these cores will also get full Implementation Views of the respective cores in DesignWare, including the synthesizable RTL.

Each microprocessor core will have an AMBA AHB interface for compatibility with DesignWare's on-chip bus solution and other AMBA-based DesignWare IP. These microprocessors will conform to the strict design reuse coding guidelines and methodology defined by the Reuse Methodology Manual (RMM) co-authored by Synopsys. Star IP cores in DesignWare are packaged into coreKits with coreBuilder and include the configurable core, and a complete verification environment consisting of simulation models, test benches and test suites. These coreKits are delivered in DesignWare with coreConsultant, a tool that automatically configures the core and verification environment. In addition, it synthesizes the core using Design Compiler, Physical Compiler, or FPGA Compiler II.

DesignWare On-Chip Bus Solution

Synopsys is developing a complete AMBA-based on-chip bus solution which, when combined with the Star IP cores in DesignWare, allows designers to create complete AMBA-based microprocessor sub-systems. In addition to the existing DesignWare MacroCells, Synopsys is adding AMBA on-chip bus logic as well as other standard microprocessor peripherals to DesignWare. DesignWare customers will be able to configure, assemble, synthesize and verify AMBA-based sub-systems automatically using new tools built on the proven coreBuilder and coreConsultant technology.

Pricing and Availability

The first Star IP microprocessor cores will be available to DesignWare customers starting in Q4 2001. The DesignWare AMBA-based on-chip bus solution will be available in the first calendar quarter of 2002. There is no additional charge to DesignWare customers for the Star IP microprocessor core design views and DesignWare AMBA-based on-chip bus solution. Star IP implementation views are licensed directly from the respective Star IP owners (except the NEC V850, which is licensed from Synopsys). A DesignWare one-year technology subscription license (TSL) is priced at $25,740.

About Synopsys DesignWare IP Library

DesignWare is the world's leading IP library, in use by more than 25,000 designers. It provides designers with Implementation IP consisting of more than 140 technology-independent components and Verification IP consisting of Bus-Functional Models, Bus Interface Models, and more than 18,500 other verification models, plus MemPro for memory model generation. DesignWare also provides access to high-value IP from leading Star IP providers. Information for DesignWare can be found at http://www.synopsys.com/designware/.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, California, creates leading electronic design automation (EDA) tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits, electronic systems and systems on a chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com.

Note to Editors: Synopsys and DesignWare are registered trademarks of Synopsys, Inc. Design Compiler, Physical Compiler and FPGA Compiler are trademarks of Synopsys. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.


Contact:
     Synopsys, Inc., Mountain View
     Troy Wood, 650/584-5717
     twood@synopsys.com
      or
     KVO Public Relations
     Amy Garland, 503/221-2387
     amy_garland@kvo.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com